



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILI	NG DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/651,924	08/31/2000		Michael S Bertone	1662-31400 (P00-3212)	4257
22879	7590	02/07/2006		EXAM	INER
		D COMPANY	NGUYEN, DUSTIN		
	,	E. HARMONY RO PERTY ADMINIS		ART UNIT	PAPER NUMBER
FORT COLLINS, CO 80527-2400				2154	

DATE MAILED: 02/07/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
	09/651,924	BERTONE ET AL.				
Office Action Summary	Examiner	Art Unit				
	Dustin Nguyen	2154				
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address				
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status		×.				
,	action is non-final.					
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 45	3 O.G. 213.				
Disposition of Claims						
4) □ Claim(s) 1-7,9-14 and 16-24 is/are pending in t 4a) Of the above claim(s) is/are withdraw 5) □ Claim(s) 7 and 9-13 is/are allowed. 6) □ Claim(s) 1-6,14 and 16-24 is/are rejected. 7) □ Claim(s) is/are objected to. 8) □ Claim(s) are subject to restriction and/or	n from consideration.					
Application Papers						
9) The specification is objected to by the Examine 10) The drawing(s) filed on is/are: a) access Applicant may not request that any objection to the confidence of Replacement drawing sheet(s) including the correction 11) The oath or declaration is objected to by the Examine 10.	epted or b) objected to by the Edrawing(s) be held in abeyance. See on is required if the drawing(s) is obj	e37 CFR 1.85(a). ected to. See 37 CFR 1.121(d).				
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.						
Attachment(s) Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:					

DETAILED ACTION

1. Claims 1-7, 9-14, 16-24 are presented for examination.

Response to Arguments

- 2. Applicant's arguments filed 11/10/2005 have been fully considered but they are not persuasive.
- 3. As per remarks, regarding claim 14, Applicants' argued that (1) Shah does not appear to teach or suggest "a plurality of sources".
- 4. As to point (1), it is rejected for similar reasons as stated in claim 15 of the previous Office Action. Furthermore, Shah discloses each stream socket (endpoint) is mapped to a VI and plurality of VI [i.e. plurality of sources] [20, Figure 1A; and col 7, lines 51-57]. In addition, Barkey discloses the transmission of data over a digital communication network of multiple sources [i.e. plurality of sources] [col 1, lines 13-17].
- 5. As per remarks, regarding claim 14, Applicants' argued that (2) Shah does not appear to teach or suggest "automatically returning a credit in a random manner to one of the sources that have spent credits held by the buffer".

Art Unit: 2154

6. As to point (2), Shah discloses upon destruction of an endpoint, descriptors are returned back to the global pools, and during creation of an endpoint, descriptors are assigned from these global pools [i.e. providing credit to any sources from the pool] [col 7, lines 57-67].

Page 3

- 7. As per remarks, regarding claim 21, Applicants' argued that (3) none of the references appear to teach or suggest "a first source receives more credits than a second source".
- 8. As to point (3), Barkey discloses a credit checking mechanism for correcting the credit loss or gain, the withhold credit counter and extra credit counter are used for this purpose. Thus, credit gain can be corrected by withholding a credit from return to sender upon consumption of a data segment and credit loss can be corrected by sending an extra credit when a data segment is not consumed at the receiver [i.e. unequal credit assignment] [col 8, lines 26-44].
- 9. As per remarks, regarding claim 1, Applicants' argued that (4) none of the references teach or suggest "interprocessor router receives more credits than cache control unit".
- 10. As to point (4), it is rejected for similar reasons as stated in above remarks regarding claim 21 [i.e. first source receives more credit than a second source].
- 11. As per remarks, regarding claim 1, Applicants' argued that (5) Shimizu and Deneroff do not teach or suggest "memory requests from other processors are delivered to the memory

Page 4

Art Unit: 2154

controller by the interprocessor router" and "memory requests from a local processor are delivered to the memory controller by the cache control unit".

As to point (5), Shimizu discloses credit-based receiving unit receives message from sending note 102 through connection 104 and delivers message to memory controller 356 [i.e. memory requests from other processors are delivered to memory controller] [Figure 4; and col 3, lines 29-33; and col 5, lines 27-38]. Deneroff discloses memory requests from a local processor are delivered to the memory controller by the cache control unit [i.e. 2 processors and caches 241 are connected to the memory controller] [Figure 5; and col 7, lines 3-12 and liens 47-60].

Claim Rejections - 35 USC § 112

- 13. The following is a quotation of the second paragraph of 35 U.S.C. 112:
 - The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
- 14. Claims 21-24 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.
 - A. The following terms lack antecedent basis:
 - I. said sources claims 21-24

Art Unit: 2154

Page 5

15. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 16. Claims 14, 16-23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Shah et al. [US Patent No 6,347,337], in view of Barkey et al. [US Patent No 6,044,406].
- 17. As per claim 14, Shah discloses the invention substantially as claimed including a method of allocating space in a shared buffer, comprising:

assigning credits to each of a plurality of sources that sends data packets to the shared buffer [i.e. each end point consists of descriptors, buffers and information for credit-based flow control] [20, Figure 1A; col 7, lines 50-63; and col 12, lines 6-12];

wherein if the number of empty buffer spaces is larger than a buffer threshold, automatically paying the credit back to the source from which the credit and data were sent [Abstract; col 15, lines 36-41]; and

wherein if the number of empty buffer spaces is smaller than the buffer threshold, holding the credit until a buffer space becomes empty and then paying a credit back to a source from which a credit was sent [i.e. pending] [Abstract; col 15, lines 42-48; and col 16, lines 42-52],

when the number of empty buffer spaces is smaller than the buffer threshold and a buffer space becomes empty, automatically returning a credit in a random manner to one of the sources

which have spent credits held by the buffer [i.e. creditresponse is sent to other end point] [col 7, lines 57-67; and col 15, lines 36-41].

Shah does not specifically disclose

requiring each source to spend a credit each time that source sends data packets to the shared buffer.

Barkey discloses

requiring each source to spend a credit each time that source sends data packets to the shared buffer [i.e. decrement] [col 4, lines 26-38].

It would have been obvious to a person skill in the art at the time the invention was made to combine the teaching of Shah and Barkey because Barkey's teaching of decrementing the number of credit would have enable flow control to prevent traffic congestion to increase system performance.

- 18. As per claim 16, Shah discloses when the number of empty buffer spaces is smaller than the buffer threshold and a buffer space becomes empty, automatically returning a credit in a random, statistically skewed manner to one of the sources which have spent credits held by the buffer [col 12, lines 60-col 13, lines 18].
- 19. As per claim 17, Shah does not specifically disclose assigning a minimum number of credits to each source that is sufficient to allow each source to send a continuous sequence of data packets without waiting for return credits. Barkey discloses assigning a minimum number of credits to each source that is sufficient to allow each source to send a continuous sequence of

data packets without waiting for return credits [col 4, lines 57-col 5, lines 5]. It would have been obvious to a person skill in the art at the time the invention was made to combine the teaching of Shah and Barkey because Barkey's teaching would allow to fully utilize the bandwidth for information transferring.

- 20. As per claim 18, Barkey discloses preventing a source from delivering a data packet to the shared buffer if that source has no available credits [i.e. wait for available credit] [col 8, lines 52-61].
- 21. As per claim 19, Barkey discloses setting the buffer threshold equal to the number of total credits assigned to all the sources [col 4, lines 58-66].
- As per claim 20, Barkey discloses using a counter in each source and a counter for each source coupled to the buffer to track spent and paid back credits [30, 32, Figure 1; and col 4, lines 26-38].
- 23. As per claim 21, it is rejected for similar reasons as stated above in claim 14. Furthermore, Shah discloses first source and second source [i.e. plurality of sources] [20, Figure 1A; and col 7, lines 51-57]. Shah does not specifically disclose wherein the first source receives more credits than the second source. Barkey discloses a credit checking mechanism for correcting the credit loss or gain, the withhold credit counter and extra credit counter are used for this purpose. Thus, credit gain can be corrected by withholding a credit from return to sender

upon consumption of a data segment and credit loss can be corrected by sending an extra credit when a data segment is not consumed at the receiver [i.e. unequal credit assignment] [col 8, lines 26-44]. It would have been obvious to combine the teaching of Shah and Barkey because Barkey's teaching would allow providing adequate number of credits to sources to maintain flow control.

- 24. As per claim 22, Shah discloses wherein each credit corresponds to a single memory request [col 2, lines 1-3].
- 25. As per claim 23, Shah discloses a buffer adapted to receive a plurality of memory requests from said sources, and said credits are automatically issued to said sources to permit said sources to provide said requests to said buffer [20, Figure 1A; and col 2, lines 12-26].
- 26. Claim 24 is rejected under 35 U.S.C. 103(a) as being unpatentable over Shah et al. [US Patent No 6,347,337], in view of Barkey et al. [US Patent No 6,044,406], and further in view of Tiainen et al. [US Patent No 6,674,722].
- As per claim 24, Shah and Barkey do not specifically disclose the receiver issues credits among said sources to avoid a source from having exclusive access to said receiver to the exclusion of the other sources. Tiainen discloses the receiver issues credits among said sources to avoid a source from having exclusive access to said receiver to the exclusion of the other

sources [i.e. distributed credit] [col 3, lines 25-28]. It would have been obvious to a person skill in the art at the time the invention was made to combine the teaching of Shah, Barkey and Tiainen because Tiainen's teaching would allow to control the flow of data messages between distributed multiprocessor system.

- 28. Claims 1-6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Shah et al. [US Patent No 6,347,337], in view of Barkey et al. [US Patent No 6,044,406], and further in view of Shimizu [US Patent No 6,715,008], and Deneroff et al. [US Patent No 6,751,698].
- As per claim 1, it is rejected for similar reasons as stated above in claim 14 and 21. Furthermore, Shah and Barkey do not specifically disclose a plurality of processors, each processor coupled to at least one memory cache, one cache control unit, and one interprocessor router; and a memory coupled to each processor, each memory managed by a memory controller configured to accept memory requests from the plurality of processors; wherein the memory requests from a local processor are delivered to the memory controller by the cache control unit and wherein memory requests from other processors are delivered to the memory controller by the interprocessor router.

Shimizu discloses

a plurality of processors [Figures 1 and 2], each processor coupled to at least one memory cache [204, Figure 2]; and one interprocessor router [220, Figure 2; and col 3, lines 25-48]; and

a memory coupled to each processor [206, Figure 4], each memory managed by a memory controller configured to accept memory requests from the plurality of processors [356, Figure 4]; and

wherein memory requests from other processors are delivered to the memory controller by the interprocessor router [Figure 4; and col 3, lines 66-67].

Shah, Barkey and Shimizu do not specifically disclose one cache control unit, and

wherein the memory requests from a local processor are delivered to the memory controller by the cache control unit.

Deneroff discloses

one cache control unit, and wherein the memory requests from a local processor are delivered to the memory controller by the cache control unit [i.e. directory controller provides cache functions] [col 2, lines 32-40].

It would have been to a person skill in the art at the time the invention was made to combine the teaching of Shah, Barkey, Shimizu and Deneroff because Deneroff's teaching of cache would allow to reduce communication overhead and increase system performance.

30. As per claim 2, it is rejected for similar reasons as stated above in claim 14. Furthermore, Shimizu discloses wherein:

the interprocessor router are each assigned a number of credits [col 5, lines 56-57];

at least one of said credits must be delivered by the interprocessor router to the memory controller when a memory request is delivered by the interprocessor router to the memory controller [col 5, lines 19-27].

Deneroff discloses

the cache control unit are each assigned a number of credits [col 42, lines 29-32]; at least one of said credits must be delivered by the cache control unit to the memory controller when a memory request is delivered by the cache control unit to the memory controller [col 42, lines 38-67].

It would have been obvious to a person skill in the art at the time the invention was made to combine the teaching of Shimizu, Deneroff because Deneroff's teaching would allow to manage buffer and control the flow to prevent traffic congestion.

- 31. As per claim 3, it is rejected for similar reasons as stated above in claims 14 and 18.
- 32. As per claim 4, it is rejected for similar reasons as stated above in claim 17.
- 33. As per claim 5, Shah discloses the number of credits spent by the cache control unit and the interprocessor router are stored and updated in counters located in the shared buffer [i.e. registers] [col 10, lines 62-col 11, lines 9]. Shah and Barkey do not specifically disclose the number of credits available in the cache control unit and the interprocessor router are stored and updated in counters located in the cache control unit and the interprocessor router. Shimizu discloses the number of credits available in the cache control unit and the interprocessor router

are stored and updated in counters located in the cache control unit and the interprocessor router [i.e. credit registers] [302, Figure 3; Abstract; and col 4, lines 1-5]. It would have been obvious to a person skill in the art at the time the invention was made to combine the teaching of Shah, Barkey and Shimizu because Shimizu's teaching would allow to control traffic flow in a more efficient manner.

- 34. As per claim 6, Barkey discloses the threshold is the point when the number of free spaces available in the buffer is equal to the total number of credits assigned to the cache control unit and the interprocessor router [col 10, lines 26-49].
- Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Art Unit: 2154

Page 13

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dustin Nguyen whose telephone number is (571) 272-3971. The examiner can normally be reached on flex.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Follansbee John can be reached on (571) 272-3964. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

JOHN FOLLANSBEE
SUPERVISORY PATENT, EXAMINER
SUPERVISORY PATENT EXAMINER

Dustin Nguyen Examiner Art Unit 2154